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Measurement of multiple quantum devices on a single chip increases characterization throughput
and enables testing of device repeatability, process yield, and systematic variations in device design.
We present a method that uses on-chip field-effect transistor switches to enable multiplexed cryogenic
measurements of double quantum dot Si/SiGe devices. Multiplexing makes it feasible to characterize
a number of devices that scales exponentially with the number of external wires, a key capability
given the significant constraints on cryostat wiring currently in common use. We use this approach
to characterize three nominally identical quantum-point contact channels, enabling comparison of
their threshold voltages for accumulation and their pinch-off voltages during a single cool-down of
a dilution refrigerator.
The fabrication of quantum dots in semiconductor het-
erostructures is challenging. While it is common to make
many devices in parallel, typically only one is wired
up for a given dilution refrigerator cool-down. Because
there is statistical variation in the quality of the devices,
there is no reason to believe that the first device which
shows some level of proper functioning is the best de-
vice available. Nonetheless, because taking a working
sample out of a cryostat involves time and risk, in prac-
tice the first working device is often the only one that
is measured. While much progress has been made us-
ing the conventional approach of measuring one device
per chip [1–5], testing multiple devices during a single
crystat cool-down would significantly enhance efficiency.
Furthermore, measuring multiple samples during a single
cool-down would enable studying systematic variations in
device design.
Semiconductor quantum devices are becoming increas-
ingly complex, driven in part by a desire to develop
and understand the large variety of qubits such struc-
tures can host [6–10]. While simple device designs in
doped heterostructures require only a few gates [11], the
recent transitions to accumulation-mode, undoped de-
vices [5, 12] and to more complicated depletion gate de-
signs [13] necessitate many more electrical connections
per device. The devices discussed below each have 22
connections (11 depletion gates, 5 accumulation gates,
and 6 ohmic contacts); simply wiring multiple devices in
parallel would require more wires than are conventionally
available in low-temperature cryostats. In this context,
on-chip multiplexing enables convenient, low-risk testing
of multiple devices per chip and per cryostat cool-down.
This letter presents a method to improve the through-
put for testing quantum devices. We use undoped,
accumulation-mode Si/SiGe with two layers of electro-
static gates [12]. We present a method for wiring, cooling,
and measurement of four double dot structures at a time
using integrated field-effect transistor (FET) switches on
the sample. Our heterostructures are undoped and have
a positive threshold for accumulation, so each quantum
device contains no free carriers unless a positive voltage
is applied to the accumulation gates. Therefore, multi-
plexing solely the accumulation gates enables indepen-
dent measurement of all the quantum devices. The mul-
tiplexer makes use of 2n switch control lines for 2n dot
structures [14]. The multiplexed, four-device chip we de-
scribe here is controlled with a total of 22 DC lines for
ohmic contacts, depletion gates, and accumulation gates,
and an additional 4 DC switch control lines are used for
the multiplexer, resulting in a total of 26 connections.
This can be compared to the 37 connections that would
be required without the multiplexer. The scaling benefits
of the multiplexing approach increase exponentially with
n.
The method presented here should be applicable to
accumulation-mode quantum devices made from any
semiconductor-based two-dimensional electron system,
including Si metal-oxide-semiconductor approaches [15,
16], donor-based devices [17], and non-modulation doped
GaAs [18]. Our method may be extended to other semi-
conductor heterostructures where depletion or accumula-
tion mode switches are possible — such as doped Si/SiGe,
GaAs, or InAs [19–21] — by adding a second layer of
gates to those devices.
Figure 1(a) illustrates how eight double quantum dots
could be multiplexed using 14 switch blocks (yellow) and
six switch control lines (labeled S1-S6) wired to multiple
switches in parallel. The accumulation gate bus (red)
consists of 5 accumulation gate voltage lines that run be-
tween the switch blocks and finally to each double dot
structure. Accumulation gate voltages can be applied to
a single double dot structure by applying positive voltage
to the correct switch control lines. For instance, accumu-
lation gate voltages can be applied only to device QD1 by
switching control lines S1, S3, and S5 to positive voltage
while leaving S2, S4, and S6 at zero or negative voltage.
Current flows through a structure only if its accumulation
gate voltage is positive, so all DC and RF gates (green)
and ohmic connections can be wired in parallel to every
double dot structure. We do not expect the presence of
ar
X
iv
:1
30
5.
18
37
v1
  [
co
nd
-m
at.
me
s-h
all
]  
8 M
ay
 20
13
2FIG. 1. Schematic of multiplexing theory and implementation. (a) Schematic of multiplexing of eight accumulation-mode
undoped Si/SiGe double quantum dots. The hierarchical structure can be extended straightforwardly to multiplex 2n devices
with a number of external lines that grows linearly with n. All the DC and RF lines (green) are connected in parallel to
every QD (blue). AG represents an electrical bus for five accumulation gate control lines (red) which pass through a series of
branching switches blocks (yellows). Control lines are shared by switches with the same label. (b) Schematic of the outlined
switch block S2 from (a). The accumulation gate bus (red) is routed through five on-chip FET heterostructures (blue) in
parallel that share a common gate electrode (yellow). (c) Cross-section of an on-chip FET switch seen in (b). Source and drain
leads come onto the raised mesa of active heterostructure. Electrical connections to the strained silicon well are made through
ion-implanted regions (dark blue) on the mesa. Conduction between the source and drain occurs only when the top gate voltage
exceeds a positive threshold at which a 2DEG forms in the Si well. (d) Schematic of the physical layout for four multiplexed,
double quantum dot structures using the same color scheme as in (a). The RF lines (dark blue) are kept in a separate bus that
never overlaps any of the other buses or itself, to minimize cross-talk. (e) False color image of actual multiplexed, undoped
Si/SiGe accumulation mode device using the same color scheme as (a). (f) Same as in (e) without the color modification. The
small white box in the lower left indicates where the bottom-left device is located. (g) Optical image of the bottom left device
from the boxed region in (f). (h) SEM image of the depletion gates of the quantum device (image acquired partway through
the fabrication process). (i) SEM image of a completed quantum device, showing the accumulation gates on top of 80 nm of
Al2O3; the depletion gates from (h) can be observed in the background of the image.
the FET network to have significant influence on the be-
havior of the quantum devices being multiplexed. The
primary side effect of the network will be to increase by
a few kΩ the resistance of the electrical path leading to
each of the multiplexed accumulation gates, which is not
expected to affect the gate performance.
A switch block consists of 5 individual switches, one for
each accumulation gate line, controlled by a shared gate,
as shown in Fig. 1(b). The switches in the switch block
work like traditional accumulation-mode FET switches,
except that electrons are confined to a two-dimensional
electron gas (2DEG). Fig. 1(c) illustrates the basic layout
of single switch. A bias is applied to the left ohmic con-
tact, which in the multiplexed four-device structure that
we fabricated is embedded in the 20×80 µm2 mesa of ac-
tive heterostructure. An accumulation gate, overlapping
the right and left ohmic contacts (18×20 µm2) as well
as the material in between, is biased positive relative to
the left ohmic contact to induce a 2DEG between the
contacts. When the switch is off, the isolation is better
than 10 GΩ. Because the gate voltage must be referenced
relative to the ohmic contacts, the switches must oper-
ate at approximately twice the accumulation threshold
of the material, since the accumulation gates themselves
operate above the threshold voltage.
Fig. 1(d) shows the layout of a four double-dot device.
The three electrical buses provide access to (i) DC gate
and ohmic contacts, (ii) accumulation gates, and (iii) RF
connections to some of the gates. The accumulation-gate
bus is multiplexed by the six switch blocks connected
to the four switch control lines S1-S4. To minimize RF
cross-talk, the RF gates are separated from the other
gates and do not overlap any other structures, which re-
quires one RF bus per two devices.
Fig. 1(e,f) show a false color image and the unmodified
image, respectively, of a fabricated device with four mul-
tiplexed double quantum dots, each with two integrated
charge sensors. The colors in Fig. 1(e) correspond to the
various buses from Fig. 1(d). The device is fabricated in a
Si/SiGe heterostructure grown using chemical vapor de-
position on a SiGe (001) substrate. A 800 nm Si0.7Ge0.3
buffer is deposited, followed by a 12 nm thick strained
Si well. A 32 nm Si0.7Ge0.3 layer is then deposited, fol-
lowed by a 1 nm thick Si cap layer. To avoid unwanted
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FIG. 2. (a–c) QPC current IQPC (VSD = 43µV ) as a func-
tion of the QPC accumulation gate voltage VAG for the top-
left (a), bottom-left (b), and bottom-right (c) dot structures
of Fig. 1a. Each curve represents a different trial (in the
order black, blue, red) after illuminating the sample. While
the threshold voltage for accumulation shifts for each trial,
the turn-on behavior (the number and sharpness of the peaks
in the curves) is qualitatively similar for and characteristic
of each specific QPC channel, analogous to a device finger-
print. (d–f) QPC current IQPC (VSD = 43µV ) as a function
of the QPC depletion gate voltage VQPC for the top-left (a),
bottom-left (b), and bottom-right (c) devices, taken at the
accumulation gate voltages as described in the text. Curves
have been offset by 0.3 nA for clarity. Each curve represents a
different trial (in the order black, blue, red) after illuminating
the sample. We again observe that the shape of the curves is
similar in each trial for a given device.
accumulation and leakage, most of the substrate is etched
below the Si well with reactive ion etching, leaving ac-
tive material in small 100×100 µm2 mesas for the dot
structures and 20×80 µm2 mesas for the switches. All
exposed surfaces are then coated in 10 nm of Al2O3 via
atomic layer deposition (ALD). Ohmic contacts to the
2DEG in the dot structures and switches are created by
20 kV phosphorous implantation activated with a 15 s,
700◦C anneal. Two layers of gates, separated by an iso-
lating layer of 80 nm of Al203 deposited by ALD, are
defined by a combination of photo- and electron-beam
lithography and deposited by electron-beam evaporation
of 1.7 nm Ti/40 nm Au. Interconnects between the two
layers of gates are made by etching vias in the Al2O3
with dilute HF before depositing the second layer of
gates. Fig. 1(g) shows a single double dot structure, and
Figs. 1(h,i) show the fine features of the double dot gate
structure.
To test our multiplexed sample design, we measured
the accumulation threshold and pinch-off characteristics
of a quantum point contact (QPC) channel (labelled
QPC in Fig. 1(h)) on three of the four dot structures dur-
ing one refrigerator cooldown to ∼ 200 mK. The fourth
dot structure could not be measured due to a failed wire
bond for one of the multiplexing switches. To measure
the accumulation threshold, we applied a small 43 µV
bias across the ohmics and measured current flow through
the channel while increasing the accumulation gate volt-
age (AG in Fig. 1(i)) over the QPC channel, with all
other gates held at zero. For each device we repeated
the measurement three times, illuminating the sample
for 20 s with a laser diode between tests to reset the de-
vice. As shown in Fig. 2(a–c), while the accumulation
threshold for a device shifts after resetting, the character
of the curve (the relative location of peaks and the num-
ber of peaks and dips) remains similar. The differences in
the accumulation behaviors indicate that nanoscale dif-
ferences in gate geometry or heterostructure and material
defects significantly affect device performance and that
these effects are robust against repeated illumination.
We also tested QPC pinch-off in all three channels,
again repeating the experiment with a reset of the device
between measurements. Here, we start with the QPC
gate at zero volts and the accumulation gate at a point
on the accumulation curve just past where accumulation
levels become stable, ranging from 0.31 V above accumu-
lation threshold for the top-left device to 0.9 V for for the
bottom-right device. We then sweep the QPC gate neg-
ative to pinch off the conduction channel. As shown in
Fig. 2(d–f), each of the three channels is unique. After
testing, the structures were imaged in a scanning elec-
tron microscope. No discernible differences were visible
between the devices, suggesting that the observed differ-
ences in device properties arise from microscopic differ-
ences in the heterostructure or gate dielectrics.
We have presented a working implementation of a mul-
tiplexed structure for high-throughput testing of multiple
quantum dot structures on a single chip using integrated
FET switches. Multiple devices can be quickly screened
for the desired characteristics and then the best device
can be further tested without the time-consuming and
potentially sample-ruining process of inserting and re-
moving samples from the dilution refrigerator. Further,
we have demonstrated integration of classical electrical
components on-chip with quantum devices.
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